Referrs to math-related instruction subset of Intel X86 family line of processors. So called because initially such instructions were processed by an external chip with a name ending in 87
Related Terms: MMXSSE, SSE-2, SIMD MMX is a SIMD instruction set designed by Intel, introduced in their Pentium MMX microprocessors. ... SSE is an abbreviation for Shenzhen Stock Exchange Sign Supported English, the use of British Sign Language with an English grammar. ... In computing, SIMD (Single Instruction, Multiple Data) is a set of operations for efficiently handling large quantities of data in parallel, as in a vector processor or array processor. ...
The 8087 was the first math coprocessor designed by Intel and it was built to be paired with the Intel 8088 and 8086 microprocessors.
The purpose of the 8087, the first of the x87 family, was to speed up computations on demanding applications involving floating point mathematics.
The 8087 (and, in fact, the entire x87 family) does not provide a freely, linear register set such as the AX/BX/CX/DX registers of the 8086/88 and 80286 processors -- the x87 registers are structured in some form of stack (although it is not exactly like a typical stack data structure) ranging from ST0 to ST7.
instructions and x87 instructions can't be executed simultaneously.
Using the traditional x87 instructions meant that no operating system modifications had to be made to support 3DNow!.
Use of the FX* instructions required that the processor entered a slightly modified version of Protected mode called Enhanced mode; the only difference between Protected mode and Enhanced mode was that the latter enabled the use of SSE (and thus the FX* instructions), and the former disabled their use.
Share your thoughts, questions and commentary here
Want to know more? Search encyclopedia, statistics and forums:
Press Releases |
The Wikipedia article included on this page is licensed under the
Images may be subject to relevant owners' copyright.
All other elements are (c) copyright NationMaster.com 2003-5. All Rights Reserved.
Usage implies agreement with terms, 1022, m