FACTOID # 30: If Alaska were its own country, it would be the 26th largest in total area, slightly larger than Iran.
 
 Home   Encyclopedia   Statistics   States A-Z   Flags   Maps   FAQ   About 
   
 
WHAT'S NEW
RELATED ARTICLES
People who viewed "RISC" also viewed:
 

SEARCH ALL

FACTS & STATISTICS    Advanced view

Search encyclopedia, statistics and forums:

 

 

(* = Graphable)

 

 


Encyclopedia > RISC

Reduced Instruction Set Computer (RISC), is a microprocessor CPU design philosophy that favors a smaller and simpler set of instructions that all take about the same amount of time to execute. The most common RISC microprocessors are ARM, DEC Alpha, PA-RISC, SPARC, MIPS, and IBM PowerPC. Microprocessors, including an Intel 80486DX2 and an Intel 80386 A microprocessor (sometimes abbreviated µP or uP) is a digital electronic component with miniaturized transistors on a single semiconductor integrated circuit (IC). ... To a large extent, the design of a CPU, or central processing unit, is the design of its control unit. ... In computer science, an instruction typically refers to a single operation of a processor within a computer architecture. ... The ARM architecture (originally the Acorn RISC Machine) is a 32-bit RISC processor architecture that is widely used in a number of applications. ... DEC Alpha AXP 21064 Microprocessor The DEC Alpha, also known as the Alpha AXP, is a 64-bit RISC microprocessor originally developed and fabricated by Digital Equipment Corp. ... PA-RISC is a microprocessor architecture developed by Hewlett-Packards Systems & VLSI Technology Operation. ... Sun UltraSPARC II Microprocessor Sun UltraSPARC T1 (Niagara 8 Core) SPARC (Scalable Processor ARChitecture) is a pure big-endian RISC microprocessor architecture originally designed in 1985 by Sun Microsystems. ... A MIPS R4400 microprocessor made by Toshiba MIPS, for Microprocessor without interlocked pipeline stages, is a RISC microprocessor architecture developed by MIPS Computer Systems Inc. ... PowerPC is a RISC microprocessor architecture created by the 1991 Apple-IBM-Motorola alliance, known as AIM. Originally intended for personal computers, PowerPC CPUs have since become popular embedded and high-performance processors as well. ...


The idea was inspired by the discovery that many of the features that were included in traditional CPU designs to facilitate coding were being ignored by the programs that were running on them. Also these more complex features took several processor cycles to be performed. In addition, the speed of the CPU in relation to the memory it accessed was increasing. This led to a number of techniques to streamline processing within the CPU, while at the same time attempting to reduce the total number of memory accesses. A CPU The exact term processor is a sub-system of a data processing system which processes received information after it has been encoded into data by the input sub-system. ... A computer program or software program (usually abbreviated to a program) is a step-by-step list of instructions written for a particular computer architecture in a particular computer programming language. ... The terms storage (U.K.) or memory (U.S.) refer to the parts of a digital computer that retain physical state (data) for some interval of time, possibly even after electrical power to the computer is turned off. ...

Contents


RISC design philosophy

In the late 1970s research at IBM (and similar projects elsewhere) demonstrated that the majority of these "orthogonal" addressing modes were ignored by most programs. This was a side effect of the increasing use of compilers to generate the programs, as opposed to writing them in assembly language. The compilers in use at the time only had a limited ability to take advantage of the features provided by CISC CPUs; this was largely a result of the difficulty of writing a compiler. The market was clearly moving to even wider use of compilers, diluting the usefulness of these orthogonal modes even more. International Business Machines Corporation (IBM, or colloquially, Big Blue) NYSE: IBM (incorporated June 15, 1911, in operation since 1888) is headquartered in Armonk, NY, USA. The company manufactures and sells computer hardware, software, and services. ... Addressing modes form part of the instruction set architecture for some particular type of CPU. Some machine languages will need to refer to (addresses of) operands in memory. ... A diagram of the operation of a typical multi-language compiler. ... Assembly language commonly called assembly or asm, is a human-readable notation for the machine language that a specific computer architecture uses. ... A Complex Instruction Set Computer (CISC) is an instruction set architecture (ISA) in which each instruction can indicate several low-level operations, such as a load from memory, an arithmetic operation, and a memory store, all in a single instruction. ...


Another discovery was that since these operations were rarely used, in fact they tended to be slower than a number of smaller operations doing the same thing. This seeming paradox was a side effect of the time spent designing the CPUs, designers simply did not have time to tune every possible instruction, and instead tuned only the most used ones. One famous example of this was the VAX's INDEX instruction, which ran slower than a loop implementing the same code. Listen to this article · (info) This audio file was created from the revision dated 2005-07-07, and does not reflect subsequent edits to the article. ...


At about the same time CPUs started to run even faster than the memory they talked to. Even in the late 1970s it was apparent that this disparity was going to continue to grow for at least the next decade, by which time the CPU would be tens to hundreds of times faster than the memory. It became apparent that more registers (and later caches) would be needed to support these higher operating frequencies. These additional registers and cache memories would require sizeable chip or board areas that could be made available if the complexity of the CPU was reduced. In computer architecture, a processor register is a small amount of very fast computer memory used to speed the execution of computer programs by providing quick access to commonly used values—typically, the values being in the midst of a calculation at a given point in time. ... Look up cache in Wiktionary, the free dictionary. ...


Yet another part of RISC design came from practical measurements on real-world programs. Andrew Tanenbaum summed up many of these, demonstrating that most processors were vastly overdesigned. For instance, he showed that 98% of all the constants in a program would fit in 13 bits, yet almost every CPU design dedicated some multiple of 8 bits to storing them, typically 8, 16 or 32, one entire word. Taking this fact into account suggests that a machine should allow for constants to be stored in unused bits of the instruction itself, decreasing the number of memory accesses. Instead of loading up numbers from memory or registers, they would be "right there" when the CPU needed them, and therefore much faster. However this required the instruction itself to be very small, otherwise there would not be enough room left over in the 32-bits to hold reasonably sized constants. Andrew S. Tanenbaum Andrew Stuart Andy Tanenbaum (born 1944) is the head of Department of Computer Systems, Vrije Universiteit, Netherlands. ... This article is about the unit of information. ... In computing, word is a term for the natural unit of data used by a particular computer design. ...


It was the small number of addressing modes and commands that resulted in the term Reduced Instruction Set. This is not an accurate terminology, as RISC designs often have huge command sets of their own. The real difference is the philosophy of doing everything in registers and loading and saving the data to and from them. This is why the design is more properly referred to as load-store. Over time the older design technique became known as Complex Instruction Set Computer, or CISC, although this was largely to give them a different name for comparison purposes. Addressing modes form part of the instruction set architecture for some particular type of CPU. Some machine languages will need to refer to (addresses of) operands in memory. ... A Complex Instruction Set Core (CISC) is a microprocessor instruction set architecture (ISA) in which each instruction can execute several low-level operations, such as a load from memory, an arithmetic operation, and a memory store, all in a single instruction. ...


Thus the RISC philosophy was to make smaller instructions, implying fewer of them, and thus the name "reduced instruction set". Code was implemented as a series of these simple instructions, instead of a single complex instruction that had the same result. This had the side effect of leaving more room in the instruction to carry data with it, meaning that there was less need to use registers or memory. At the same time the memory interface was considerably simpler, allowing it to be tuned.


However RISC also had its drawbacks. Since a series of instructions is needed to complete even simple tasks, the total number of instructions read from memory is larger, and therefore takes longer. At the time it was not clear whether or not there would be a net gain in performance due to this limitation, and there was an almost continual battle in the press and design world about the RISC concepts.


Pre-RISC design philosophy

In the early days of the computer industry, compiler technology did not exist. Programming was done in either machine code or assembly language. To make programming easier, computer architects created more and more complex instructions which were direct representations of high level functions of high level programming languages. The attitude at the time was that hardware design was easier than compiler design, so the complexity went into the hardware. A diagram of the operation of a typical multi-language compiler. ... A system of codes directly understandable by a computers CPU is termed this CPUs native or machine language. ... Assembly language commonly called assembly or asm, is a human-readable notation for the machine language that a specific computer architecture uses. ...


Another force that encouraged complex instructions was the lack of large memories. Since memories were small, it was advantageous for the density of information held in computer programs to be very high. When every byte of memory was precious, for example one's entire system only had a few kilobytes of storage, it moved the industry to such features as highly encoded instructions, instructions which could be variable sized, instructions which did multiple operations and instructions which did both data movement and data calculation. At that time, such instruction packing issues were of higher priority than the ease of decoding such instructions. A byte is commonly used as a unit of storage measurement in computers, regardless of the type of data being stored. ...


Memory was not only small, but rather slow since they were implemented using magnetic technology at the time. That was another reason to keep the density of information very high. By having dense information packing, one could decrease the frequency when one had to access this slow resource.


CPUs had few registers for two reasons:

  • bits in internal CPU registers are always more expensive than bits in external memory. The available level of silicon integration of the day meant large register sets would have been burdensome to the chip area or board areas available.
  • Having a large number of registers would have required a large number of instruction bits (using precious RAM) to be used as register specifiers.

For the above reasons, CPU designers tried to make instructions that would do as much work as possible. This led to one instruction that would do all of the work in a single instruction: load up the two numbers to be added, add them, and then store the result back directly to memory. Another version would read the two numbers from memory, but store the result in a register. Another version would read one from memory and the other from a register and store to memory again. And so on. This processor design philosophy eventually became known as Complex Instruction Set Computer (CISC). A Complex Instruction Set Core (CISC) is a microprocessor instruction set architecture (ISA) in which each instruction can execute several low-level operations, such as a load from memory, an arithmetic operation, and a memory store, all in a single instruction. ...


The general goal at the time was to provide every possible addressing mode for every instruction, a principle known as "orthogonality." This led to some complexity on the CPU, but in theory each possible command could be tuned individually, making the design faster than if the programmer used simpler commands. Addressing modes form part of the instruction set architecture for some particular type of CPU. Some machine languages will need to refer to (addresses of) operands in memory. ...


The ultimate expression of this sort of design can be seen at two ends of the power spectrum, the 6502 at one end, and the VAX at the other. The $25 single-chip 6502 effectively had only a single register, and by careful tuning of the memory interface it was still able to outperform designs running at much higher speeds (like the 4 MHz Zilog Z80). The VAX was a minicomputer whose initial implementation required 3 racks of equipment for a single cpu, and was notable for the amazing variety of memory access styles it supported, and the fact that every one of them was available for every instruction. The MOS Technology 6502 is an 8-bit microprocessor designed by MOS Technology in 1975. ... VAX is a 32-bit computing architecture that supports an orthogonal instruction set (machine language) and virtual addressing (i. ... The Zilog Z80 is an 8-bit microprocessor designed and manufactured by Zilog from 1976 onwards. ... Minicomputer (colloquially, mini) is a largely obsolete term for a class of multi-user computers which make up the middle range of the computing spectrum, in between the largest multi-user systems (traditionally, mainframe computers) and the smallest single-user systems (microcomputers or personal computers). ... Addressing modes form part of the instruction set architecture for some particular type of CPU. Some machine languages will need to refer to (addresses of) operands in memory. ...


Meanwhile...

While the RISC philosophy was coming into its own, new ideas about how to dramatically increase performance of the CPUs were starting to develop.


In the early 1980s it was thought that existing design was reaching theoretical limits. Future improvements in speed would be primarily through improved semiconductor "process", that is, smaller features (transistors and wires) on the chip. The complexity of the chip would remain largely the same, but the smaller size would allow it to run at higher clock rates. A considerable amount of effort was put into designing chips for parallel computing, with built-in communications links. Instead of making faster chips, a large number of chips would be used, dividing up problems among them. However history has shown that the original fears were not valid, and there were a number of ideas that dramatically improved performance in the late 1980s. A semiconductor is a material with an electrical conductivity that is intermediate between that of an insulator and a conductor. ... Photo of transistor types (tape measure marked in centimeters) Transistor in the SMD form factor The transistor is a solid state semiconductor device used for amplification and switching. ... Parallel computing is the simultaneous execution of the same task (split up and specially adapted) on multiple processors in order to obtain results faster. ...


One idea was to include a pipeline which would break down instructions into steps, and work on one step of several different instructions at the same time. A normal processor might read an instruction, decode it, fetch the memory the instruction asked for, perform the operation, and then write the results back out. The key to pipelining is the observation that the processor can start reading the next instruction as soon as it finishes reading the last, meaning that there are now two instructions being worked on (one is being read, the next is being decoded), and after another cycle there will be three. While no single instruction is completed any faster, the next instruction would complete right after the previous one. The illusion was of a much faster system, and more efficient utilization of processor resources.


Yet another solution was to use several processing elements inside the processor and run them in parallel. Instead of working on one instruction to add two numbers, these superscalar processors would look at the next instruction in the pipeline and attempt to run it at the same time in an identical unit. However, this can be difficult to do, as many instructions in computing depend on the results of some other instruction. A superscalar CPU architecture implements a form of parallelism on a single chip, thereby allowing the system as a whole to run much faster than it would otherwise be able to at a given clock speed. ...


Both of these techniques relied on increasing speed by adding complexity to the basic layout of the CPU, as opposed to the instructions running on them. With chip space being a finite quantity, in order to include these features something else would have to be removed to make room. RISC was tailor-made to take advantage of these techniques, because the core logic of a RISC CPU was considerably simpler than in CISC designs. Although the first RISC designs had marginal performance, they were able to quickly add these new design features and by the late 1980s they were significantly outperforming their CISC counterparts. In time this would be addressed as process improved to the point where all of this could be added to a CISC design and still fit on a single chip, but this took most of the late-80s and early 90s.


The long and short of it is that for any given level of general performance, a RISC chip will typically have many fewer transistors dedicated to the core logic. This allows the designers considerable flexibility; they can, for instance: Assorted transistors The transistor is a solid state semiconductor device which can be used for amplification, switching, voltage stabilization, signal modulation and many other functions. ...

  • increase the size of the register set
  • implement measures to increase internal parallelism
  • increase the size of caches
  • add other functionality, like I/O and timers for microcontrollers
  • add vector (SIMD) processors like AltiVec and Streaming SIMD Extensions (SSE)
  • build the chips on older fabrication lines, which would otherwise go unused
  • do nothing; offer the chip for battery-constrained or size-limited applications

Features which are generally found in RISC designs are: Diagram of a CPU memory cache A CPU cache is a cache used by the central processing unit of a computer to reduce the average time to access memory. ... In computing, SIMD (Single Instruction, Multiple Data) is a set of operations for efficiently handling large quantities of data in parallel, as in a vector processor or array processor. ... AltiVec is a floating point and integer SIMD instruction set designed and owned by Apple Computer, IBM and Motorola (the AIM alliance), and implemented on versions of the PowerPC including Motorolas G4 and IBMs G5 processors. ... SSE (Streaming SIMD Extensions) is a SIMD (Single Instruction, Multiple Data) instruction set designed by Intel, and introduced in 1999 in their Pentium III series processors as a reply to AMDs 3DNow! (which had debuted a year earlier). ... Four double-A (AA) rechargeable batteries In science and technology, a battery is a device that stores energy and makes it available in an electrical form. ...

  • uniform instruction encoding (for example the op-code is always in the same bit position in each instruction, which is always one word long), which allows faster decoding;
  • a homogenous register set, allowing any register to be used in any context and simplifying compiler design (although there are almost always separate integer and floating point register files);
  • simple addressing modes (complex addressing modes are replaced by sequences of simple arithmetic instructions);
  • few data types supported in hardware (for example, some CISC machines had instructions for dealing with byte strings. Others had support for polynomials and complex numbers. Such instructions are unlikely to be found on a RISC machine).

RISC designs are also more likely to feature a Harvard memory model, where the instruction stream and the data stream are conceptually separated; this means that modifying the addresses where code is held might not have any effect on the instructions executed by the processor (because the CPU has a separate instruction and data cache), at least until a special synchronization instruction is issued. On the upside, this allows both caches to be accessed simultaneously, which can often improve performance. The integers consist of the positive natural numbers (1, 2, 3, …), their negatives (−1, −2, −3, ...) and the number zero. ... A floating-point number is a digital representation for a number in a certain subset of the rational numbers, and is often used to approximate an arbitrary real number on a computer. ... Addressing modes form part of the instruction set architecture for some particular type of CPU. Some machine languages will need to refer to (addresses of) operands in memory. ... A byte is commonly used as a unit of storage measurement in computers, regardless of the type of data being stored. ... Generally, string is a thin piece of fiber which is used to tie, bind, or hang other objects. ... In mathematics, a complex number is an expression of the form a + bi, where a and b are real numbers, and i stands for the square root of minus one (−1), which cannot be represented by any real number. ... The term Harvard architecture originally referred to computer architectures that used physically separate storage and signal pathways for their instructions and data (in contrast to the von Neumann architecture). ... Look up cache in Wiktionary, the free dictionary. ...


Many of these early RISC designs also shared a not-so-nice feature, the branch delay slot. A branch delay slot is an instruction space immediately following a jump or branch. The instruction in this space is executed whether or not the branch is taken (in other words the effect of the branch is delayed). This instruction keeps the ALU of the CPU busy for the extra time normally needed to perform a branch. Nowadays the branch delay slot is considered an unfortunate side effect of a particular strategy for implementing some RISC designs, and modern RISC designs generally do away with it (such as PowerPC, more recent versions of SPARC, and MIPS). In computer architecture, a branch delay instruction is an instruction immediately following a conditional branch instruction which is executed whether or not the branch is taken. ... ALU redirects here. ...


Early RISC

The first system that would today be known as RISC was not at the time; it was the CDC 6600 supercomputer, designed in 1964 by Jim Thornton and Seymour Cray. Thornton and Cray designed it as a number-crunching CPU (with 74 op-codes, compared with a 8086's 400) plus 12 simple computers called "peripheral processors" to handle I/O (most of the operating system was in one of these). The CDC 6600 had a load/store architecture with only two addressing modes. There were eleven pipelined functional units for arithmetic and logic, plus five load units and two store units (the memory had multiple banks so all load/store units could operate at the same time). The basic clock cycle/instruction issue rate was 10 times faster than the memory access time. The CDC 6600 was a mainframe computer from Control Data Corporation, first manufactured in 1965. ... A supercomputer is a computer that leads the world in terms of processing capacity, particularly speed of calculation, at the time of its introduction. ... Gabriel Robins (left) and Seymour Cray(right) Seymour Roger Cray (September 28, 1925 – October 5, 1996) was a supercomputer architect who founded the company Cray Research. ... An Intel 8086 Microprocessor The 8086 is a 16-bit microprocessor chip designed by Intel in 1978, which gave rise to the x86 architecture. ... Addressing modes form part of the instruction set architecture for some particular type of CPU. Some machine languages will need to refer to (addresses of) operands in memory. ...


Another early load/store machine was the Data General Nova minicomputer, designed in 1968. Data General SuperNova The Data General Nova was a popular 16-bit minicomputer built by the US company Data General starting in 1968. ...


The most public RISC designs, however, were the results of university research programs run with funding from the DARPA VLSI Program. The VLSI Program, practically unknown today, led to a huge number of advances in chip design, fabrication, and even computer graphics. The Defense Advanced Research Projects Agency (DARPA) is an agency of the United States Department of Defense responsible for the development of new technology for use by the military. ... Very-large-scale integration (VLSI) of systems of transistor-based circuits into integrated circuits on a single chip first occurred in the 1980s as part of the semiconductor and communication technologies that were being developed. ...


UC Berkeley's RISC project started in 1980 under the direction of David Patterson, based on gaining performance through the use of pipelining and an aggressive use of registers known as register windows. In a normal CPU one has a small number of registers, and a program can use any register at any time. In a CPU with register windows, there are a huge number of registers, 128, but programs can only use a small number of them, 8, at any one time. A program that limits itself to 8 registers per procedure can make very fast procedure calls: The call, and the return, simply move the window to the set of 8 registers used by that procedure. (On a normal CPU, most calls "flush" the contents of the registers to RAM to clear enough working space for the subroutine, and the return "restores" those values). The University of California, Berkeley (also known as Cal, UC Berkeley, UCB, or simply Berkeley) is a prestigious, public, coeducational university situated in the foothills of Berkeley, California to the east of San Francisco Bay, overlooking the Golden Gate and its bridge. ... David A. Patterson has been Professor of Computer Science at the University of California, Berkeley since 1977. ... In computer engineering, the use of register windows is a technique to improve the performance of a particularly common operation, the procedure call. ... In computer engineering, the use of register windows is a technique to improve the performance of a particularly common operation, the procedure call. ...


The RISC project delivered the RISC-I processor in 1982. Consisting of only 44,420 transistors (compared with averages of about 100,000 in newer CISC designs of the era) RISC-I had only 32 instructions, and yet completely outperformed any other single-chip design. They followed this up with the 40,760 transistor, 39 instruction RISC-II in 1983, which ran over three times as fast as RISC-I.


At about the same time, John L. Hennessy started a similar project called MIPS at Stanford University in 1981. MIPS focussed almost entirely on the pipeline, making sure it could be run as "full" as possible. Although pipelining was already in use in other designs, several features of the MIPS chip made its pipeline far faster. The most important, and perhaps annoying, of these features was the demand that all instructions be able to complete in one cycle. This demand allowed the pipeline to be run at much higher speeds (there was no need for induced delays) and is responsible for much of the processor's speed. However, it also had the negative side effect of eliminating many potentially useful instructions, like a multiply or a divide. John L. Hennessy is the founder of MIPS Computer Systems Inc. ... A MIPS R4400 microprocessor made by Toshiba MIPS, for Microprocessor without interlocked pipeline stages, is a RISC microprocessor architecture developed by MIPS Computer Systems Inc. ... For other meanings of Stanford, see Stanford (disambiguation). ...


The earliest attempt to make a chip-based RISC CPU was a project at IBM which started in 1975, predating both of the projects above. Named after the building where the project ran, the work led to the IBM 801 CPU family which was used widely inside IBM hardware. The 801 was eventually produced in a single-chip form as the ROMP in 1981, which stood for Research (Office Products Division) Mini Processor. As the name implies, this CPU was designed for "mini" tasks, and when IBM released the IBM RT-PC based on the design in 1986, the performance was not acceptable. Nevertheless the 801 inspired several research projects, including new ones at IBM that would eventually lead to their POWER system. International Business Machines Corporation (IBM, or colloquially, Big Blue) (NYSE: IBM) (incorporated June 15, 1911, in operation since 1888) is headquartered in Armonk, New York, USA. The company manufactures and sells computer hardware, software, and services. ... The 801 was a RISC microprocessor architecture designed by IBM in the 1970s, and used in various roles in IBM until the 1980s. ... RISC Technology Personal Computer. ... This article needs to be cleaned up to conform to a higher standard of quality. ...


In the early years, the RISC efforts were well known, but largely confined to the university labs that had created them. The Berkeley effort became so well known that it eventually became the name for the entire concept. Many in the computer industry criticized that the performance benefits were unlikely to translate into real-world settings due to the decreased memory efficiency of multiple instructions, and that that was the reason no one was using them. But starting in 1986, all of the RISC research projects started delivering products. In fact, almost all modern RISC processors are direct copies of the RISC-II design.


Later RISC

Berkeley's research was not directly commercialized, but the RISC-II design was used by Sun Microsystems to develop the SPARC, by Pyramid Technology to develop their line of mid-range multi-processor machines, and by almost every other company a few years later. It was Sun's use of a RISC chip in their new machines that demonstrated that RISC's benefits were real, and their machines quickly outpaced the competition and essentially took over the entire workstation market. Sun Microsystems, Inc. ... Sun UltraSPARC II Microprocessor Sun UltraSPARC T1 (Niagara 8 Core) SPARC (Scalable Processor ARChitecture) is a pure big-endian RISC microprocessor architecture originally designed in 1985 by Sun Microsystems. ... Pyramid Technology was a computer company that produced a number of RISC-based minicomputers at the upper-end of the performance range. ... A computer workstation, often colloquially referred to as workstation, is a high-end general-purpose microcomputer designed to be used by one person at a time and which offers higher performance than normally found in a personal computer, especially with respect to graphics, processing power and the ability to carry...


John Hennessy left Stanford (temporarily) to commercialize the MIPS design, starting the company known as MIPS Computer Systems Their first design was a second-generation MIPS chip known as the R2000. MIPS designs went on to become one of the most used RISC chips when they were included in the PlayStation and Nintendo 64 game consoles. Today they are one of the most common embedded processors in use for high-end applications. MIPS Technologies, formerly MIPS Computer Systems, is most widely known for developing the MIPS architecture, a series of pioneering RISC CPUs. ... MIPS, for Microprocessor without interlocked pipeline stages, is a RISC microprocessor architecture developed by MIPS Computer Systems Inc. ... The PlayStation (Japanese: プレイステーション) is a video game console of the 32-bit era, first produced by Sony Computer Entertainment in the mid 1990s. ... The Nintendo 64, commonly called the N64, is Nintendos third home video game console. ... The Nintendo GameCube is an example of a popular video game console. ... This page is a candidate for speedy deletion, because: it is patent nonsense. ...


IBM learned from the RT-PC failure and would go on to design the RS/6000 based on their new POWER architecture. They then moved their existing AS/400 mainframes to POWER chips, and found much to their surprise that even the very complex instruction set ran considerably faster. The result was the new iSeries. POWER would also find itself moving "down" in scale to produce the PowerPC design, which eliminated many of the "IBM only" instructions and created a single-chip implementation. Today the PowerPC is used in all Apple Macintosh machines, as well as being one of the most commonly used CPUs for automotive applications (some cars have over 10 of them inside). On June 6, 2005 Apple decided to switch to using Intel processors, with the first Apple-x86 based on the Pentium M to be sold sometime near the beginning of 2006. The Application System/400 (AS/400), renamed to iSeries in 2000, is an IBM minicomputer for general business and departmental use, introduced in 1988 and still in production under the names iSeries and i5. ... Enterprise class server and the successor to the AS/400. ... PowerPC is a RISC microprocessor architecture created by the 1991 Apple-IBM-Motorola alliance, known as AIM. Originally intended for personal computers, PowerPC CPUs have since become popular embedded and high-performance processors as well. ... The Macintosh project started in early 1979 with Jef Raskin, an Apple employee, who envisioned an easy-to-use, low-cost computer for the average consumer. ...


Almost all other vendors quickly joined. From the UK similar research efforts resulted in the INMOS Transputer, the Acorn Archimedes and the Advanced RISC Machine line, which is a huge success today. Companies with existing CISC designs also quickly joined the revolution. Intel released the i860 and i960 by the late 1980s, although they were not very successful. Motorola built a new design called the 88000 in homage to their famed CISC 68000, but it saw almost no use and they eventually abandoned it and joined IBM to produce the PowerPC. AMD released their 29000 which would go on to become the most popular RISC design of the early 1990s. The INMOS Transputer (often written in lower case as transputer) was a pioneering parallel computing microprocessor design of the 1980s from INMOS, a British semiconductor company based in Bristol. ... The Acorn Archimedes was Acorn Computers Ltds first general purpose home computer based on their own 24-bit ARM RISC CPU, and spawned a family of very capable machines with various options. ... The entrance to ARMs headquarters in Cherry Hinton, Cambridge ARM (Advanced RISC Machines) Ltd is a microprocessor design company headquartered in England, founded in 1990 by Hermann Hauser. ... The following article is about the multinational corporation; intel is also an abbreviation for intelligence, used in reference to military intelligence and espionage. ... The Intel i860 (also 80860, and code named N10) was a RISC microprocessor from Intel, first released in 1989. ... Intels i960 (or 80960) was a RISC-based microprocessor design that became quite popular during the early 1990s as an embedded microcontroller, for some time likely the best-selling CPU in that field, pushing the AMD 29000 from that spot. ... Motorola NYSE: MOT is a global communications company based in Schaumburg, Illinois, a Chicago suburb. ... The 88000 (m88k for short) is a microprocessor design produced by Motorola. ... The Motorola 68000 is a CISC microprocessor, the first member of a successful family of microprocessors from Motorola, which were all mostly software compatible. ... Advanced Micro Devices, Inc. ... AMD 29000 Microprocessor The AMD 29000, often simply 29k, was a popular family of RISC-based 32-bit microprocessors and microcontrollers from Advanced Micro Devices. ...


Today RISC CPUs (and microcontrollers) represent the vast majority of all CPUs in use. The RISC design technique offers power in even small sizes, and thus has come to completely dominate the market for low-power "embedded" CPUs. Embedded CPUs are by far the largest market for processors: while a family may own one or two PCs, their car(s), cell phones, and other devices may contain a total of dozens of embedded processors. RISC had also completely taken over the market for larger workstations for much of the 90s. After the release of the Sun SPARCstation the other vendors rushed to compete with RISC based solutions of their own. Even the mainframe world is now completely RISC based. A microcontroller is a computer-on-a-chip used to control electronic devices. ...


However, despite many successes, RISC has made few inroads into the desktop PC and commodity server markets, where Intel's x86 platform remains the dominant processor architecture (Intel is facing increased competition from AMD, but even AMD's processors implement the x86 platform, or a 64-bit superset known as x86-64). There are three main reasons for this. One, the very large base of proprietary PC applications are written for x86, whereas no RISC platform has a similar installed base, and this meant PC users were locked into the x86 despite a lack of performance. The second is that, although RISC was indeed able to scale up in performance quite quickly and cheaply, Intel took advantage of its large market by spending enormous amounts of money on processor development. Intel could spend many times as much as any RISC manufacturer on improvements in design and manufacturing, making up for inherent flaws in the basic x86 architecture. The third reason is that Intel designers realized that they could apply RISC design philosophies and practices to their architecture. For example, the P6 core of the PentiumPro processor and its successors has special functional units which expand, or "crack", the majority of the CISC instructions into multiple simpler RISC operations. Internally, processors using the P6 core are RISC machines that emulate a CISC architecture. The following article is about the multinational corporation; intel is also an abbreviation for intelligence, used in reference to military intelligence and espionage. ... x86 or 80x86 is the generic name of a microprocessor architecture first developed and manufactured by Intel. ... The following article is about the multinational corporation; intel is also an abbreviation for intelligence, used in reference to military intelligence and espionage. ... Advanced Micro Devices, Inc. ... x86 or 80x86 is the generic name of a microprocessor architecture first developed and manufactured by Intel. ... The AMD64 or x86-64 is a 64-bit processor architecture invented by AMD. It is a superset of the x86 architecture, which it natively supports. ... Proprietary software is software that has restrictions on using and copying it, usually enforced by a proprietor. ...


Consumers are interested in speed, cost per chip, and compatibility with existing software rather than the cost of development of new chips. This has led to an interesting chain of events. As the complexity of developing more and more advanced CPUs increases, the cost of both development and fabrication of high-end CPUs has exploded. The cost gains RISC gave to the CPU designer are now dwarfed by the high costs of developing any modern CPU, and today only the biggest chip makers are capable of making high performing CPUs. The end result is that virtually all RISC platforms with the exception of IBM's POWER/PowerPC have greatly shrunk in scale of development of high performing CPUs (like SPARC and MIPS) or even abandoned (like Alpha and PA-RISC) during the 00s. As of 2004, x86 chips are the fastest CPUs in SPECint displacing all RISC CPUs, and the fastest CPU in SPECfp is the IBM Power 5 processor. PowerPC is a RISC microprocessor architecture created by the 1991 Apple-IBM-Motorola alliance, known as AIM. Originally intended for personal computers, PowerPC CPUs have since become popular embedded and high-performance processors as well. ... SPECint is a computer benchmark specification for CPUs integer processing power. ... SPECfp (aka CFP2000) is a computer benchmark designed to test the floating point performance of a computer. ...


Still, RISC designs have led to a number of successful platforms and architectures, some of the larger ones being:

A MIPS R4400 microprocessor made by Toshiba MIPS, for Microprocessor without interlocked pipeline stages, is a RISC microprocessor architecture developed by MIPS Computer Systems Inc. ... Silicon Graphics, Inc. ... The PlayStation (Japanese: プレイステーション) is a video game console of the 32-bit era, first produced by Sony Computer Entertainment in the mid 1990s. ... The Nintendo 64, commonly called the N64, is Nintendos third home video game console. ... This article needs to be cleaned up to conform to a higher standard of quality. ... American corporation Freescale Semiconductor, Inc. ... Motorola NYSE: MOT is a global communications company based in Schaumburg, Illinois, a Chicago suburb. ... PowerPC is a RISC microprocessor architecture created by the 1991 Apple-IBM-Motorola alliance, known as AIM. Originally intended for personal computers, PowerPC CPUs have since become popular embedded and high-performance processors as well. ... Microsoft Corporation (NASDAQ: MSFT, HKEx: 4338) is the worlds largest software company, with 2005 global annual sales of 40 billion US dollars and nearly 60,000 employees in 85 countries and regions. ... This article needs to be updated. ... Nintendo (Japanese: 任天堂; NASDAQ: NTDOY, TYO: 7974 ) is a Japanese company originally founded on November 6, 1889 by Fusajiro Yamauchi to produce handmade hanafuda cards, for use in a Japanese playing card game of the same name. ... The Nintendo Revolution is the current codename for Nintendos fifth home video game console and the successor to the Nintendo GameCube. ... Sony Corporation (Japanese katakana: ソニー) (TYO: 6758 , NYSE: SNE) is a global Japanese consumer electronics corporation based in Tokyo, Japan. ... The PlayStation 3 (PS3) (Japanese: プレイステーション3) is Sonys seventh generation era video game console in the market-leading PlayStation series. ... The Macintosh project started in early 1979 with Jef Raskin, an Apple employee, who envisioned an easy-to-use, low-cost computer for the average consumer. ... Sun Microsystems, Inc. ... Sun UltraSPARC II Microprocessor Sun UltraSPARC T1 (Niagara 8 Core) SPARC (Scalable Processor ARChitecture) is a pure big-endian RISC microprocessor architecture originally designed in 1985 by Sun Microsystems. ... SPARC (Scalable Processor ARChitecture) is a RISC microprocessor architecture originally designed in 1985 by Sun Microsystems. ... The Hewlett-Packard Company (NYSE: HPQ), commonly known as HP, is a very large, global company headquartered in Palo Alto, California, United States. ... PA-RISC is a microprocessor architecture developed by Hewlett-Packards Systems & VLSI Technology Operation. ... PA-RISC is a microprocessor architecture developed by Hewlett-Packards Systems & VLSI Technology Operation. ... DEC Alpha AXP 21064 Microprocessor The DEC Alpha, also known as the Alpha AXP, is a 64-bit RISC microprocessor originally developed and fabricated by Digital Equipment Corp. ... The ARM architecture (originally the Acorn RISC Machine) is a 32-bit RISC processor architecture that is widely used in a number of applications. ... Palm, Inc. ... Nintendo (Japanese: 任天堂; NASDAQ: NTDOY, TYO: 7974 ) is a Japanese company originally founded on November 6, 1889 by Fusajiro Yamauchi to produce handmade hanafuda cards, for use in a Japanese playing card game of the same name. ... The Game Boy Advance (GBA) is a handheld videogame console developed, manufactured and marketed by Nintendo. ... The Nintendo DS, (sometimes abbreviated NDS or just DS), is a dual-screen portable handheld game console developed and manufactured by Nintendo. ... Game Park Holdings[1] (formerly Game Park) is the Korean company that manufactured the GP32. ...

Alternative term

Because RISC instruction sets have tended grow in size over the years, some people have started to use the term "load-store" to describe RISC chips (since this is the key element to all RISC designs). Instead of the CPU itself handling all sorts of addressing modes, a load-store architecture uses a separate unit that is dedicated to handling very simple forms of load and store operations.


See also


  Results from FactBites:
 
RISC (2916 words)
RISC is a CPU design philosophy that followed from the discovery that many of the features that were included in traditional CPU designs for speed were being ignored by the programs that were running on them.
It was Sun's use of a RISC chip in their new machines that demonstrated that RISC's benefits were real, and their machines quickly outpaced the competition and essentially took over the entire workstation market.
As the original RISC architectures evolved, the ones that have survived (notably the PowerPC) have acquired a variety of additional instructions, some of which are for quite elaborate operations useful for graphics.
Deeshaa.com : RISC (830 words)
The aim of RISC is to address the problems of one such complex nonlinear system — the rural Indian economy — and to outline a solution that addresses the problem of economic growth comprehensively by accomplishing a set of interlinked transitions to a more efficient equilibrium.
RISC achieves the urbanization of the rural population without requiring the massive and unsustainable rural-urban migration.
RISC follows the logical trend of moving away from vertically integrated institutions to one of horizontal segmentation and specialization.
  More results at FactBites »

 
 

COMMENTARY     


Share your thoughts, questions and commentary here
Your name
Your comments

Want to know more?
Search encyclopedia, statistics and forums:

 


Press Releases |  Feeds | Contact
The Wikipedia article included on this page is licensed under the GFDL.
Images may be subject to relevant owners' copyright.
All other elements are (c) copyright NationMaster.com 2003-5. All Rights Reserved.
Usage implies agreement with terms, 1022, m