FACTOID # 7: The top five best educated states are all in the Northeast.
 
 Home   Encyclopedia   Statistics   States A-Z   Flags   Maps   FAQ   About 
   
 
WHAT'S NEW
 

SEARCH ALL

FACTS & STATISTICS    Advanced view

Search encyclopedia, statistics and forums:

 

 

(* = Graphable)

 

 


Encyclopedia > List of AMD Turion microprocessors

Turion 64 is the name of a family of CPUs designed by AMD for the mobile computing market. Turion 64 Logo Turion 64 X2 Logo Turion 64 is the brand name AMD applies to its 64-bit low-power (mobile) processors. ... Advanced Micro Devices, Inc. ...

Contents

Mobile processors

Turion 64

"Lancaster" (90 nm)

Model Number Frequency L2-Cache HT Multiplier1 Voltage TDP Socket Release date Order Part Number
Turion 64 ML-28 1600 MHz 512 KiB 800 MHz 8x 1.35V 35 W Socket 754 June 22, 2005 TMDML28BKX4LD
Turion 64 ML-30 1600 MHz 1024 KiB 800 MHz 8x 1.35V 35 W Socket 754 March 10, 2005 TMDML30BKX5LD
Turion 64 ML-32 1800 MHz 512 KiB 800 MHz 9x 1.35V 35 W Socket 754 March 10, 2005 TMDML32BKX4LD
Turion 64 ML-34 1800 MHz 1024 KiB 800 MHz 9x 1.35V 35 W Socket 754 March 10, 2005 TMDML34BKX5LD
Turion 64 ML-37 2000 MHz 1024 KiB 800 MHz 10x 1.35V 35 W Socket 754 March 10, 2005 TMDML37BKX5LD
Turion 64 ML-40 2200 MHz 1024 KiB 800 MHz 11x 1.35V 35 W Socket 754 June 22, 2005 TMDML40BKX5LD
Turion 64 ML-42 2400 MHz 512 KiB 800 MHz 12x 1.35V 35 W Socket 754 October 4, 2005 TMDML42BKX4LD
Turion 64 ML-44 2400 MHz 1024 KiB 800 MHz 12x 1.35V 35 W Socket 754 January 4, 2006 TMDML44BKX5LD
Turion 64 MT-28 1600 MHz 512 KiB 800 MHz 8x 1.20V 25 W Socket 754 June 22, 2005 TMSMT28BQX4LD
Turion 64 MT-30 1600 MHz 1024 KiB 800 MHz 8x 1.20V 25 W Socket 754 March 10, 2005 TMSMT30BQX5LD
Turion 64 MT-32 1800 MHz 512 KiB 800 MHz 9x 1.20V 25 W Socket 754 March 10, 2005 TMSMT32BQX4LD
Turion 64 MT-34 1800 MHz 1024 KiB 800 MHz 9x 1.20V 25 W Socket 754 March 10, 2005 TMSMT34BQX5LD
Turion 64 MT-37 2000 MHz 1024 KiB 800 MHz 10x 1.20V 25 W Socket 754 August 8, 2005 TMSMT37BQX5LD
Turion 64 MT-40 2200 MHz 1024 KiB 800 MHz 11x 1.20V 25 W Socket 754 August 8, 2005 TMSMT40BQX5LD

NM may stand for: National Master, a chess title Nautical mile, a unit of length used for maritime and aviation purposes Neal Morse, an American multi-instrumentalist Network marketing, a business model that combines direct marketing with franchising Neurofiber mitosis, a nerve disease, sometimes confused with neurofibromatosis New Mexico, in... MMX is a SIMD instruction set designed by Intel, introduced in 1997 in their Pentium MMX microprocessors. ... SSE (Streaming SIMD Extensions, originally called ISSE, Internet Streaming SIMD Extensions) is a SIMD (Single Instruction, Multiple Data) instruction set designed by Intel and introduced in 1999 in their Pentium III series processors as a reply to AMDs 3DNow! (which had debuted a year earlier). ... SSE2, Streaming Single Instruction, Multiple Data Extensions 2, is one of the IA-32 SIMD instruction sets, first introduced by Intel with the initial version of the Pentium 4 in 2001. ... SSE3, also known by its Intel code name Prescott New Instructions (PNI), is the third iteration of the SSE instruction set for the IA-32 architecture. ... The first 3DNow! CPU 3DNow! is the name of a multimedia extension created by AMD for its processors, starting with the K6-2 in 1998. ... The NX bit, which stands for No eXecute, is a technology used in CPUs to segregate areas of memory for use by either storage of processor instructions (aka code) or for storage of data, a feature normally only found in Harvard architecture processors. ... AMD64 Logo AMD64 (also x86-64 or x64) is a 64-bit microprocessor architecture and corresponding instruction set designed by Advanced Micro Devices. ... The AMD64 or x86-64 is a 64-bit processor architecture invented by AMD. It is a superset of the x86 architecture, which it natively supports. ... PowerNow! is a feature of AMDs K6-2+, K6-III+, mobile Athlon, and Turion 64 processors used in laptops. ... Diagram of a CPU memory cache A CPU cache is a cache used by the central processing unit of a computer to reduce the average time to access memory. ... HyperTransport logo HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a bidirectional serial/parallel high-bandwidth, low-latency point to point link that was introduced on April 2, 2001. ... The Thermal Design Power (TDP) represents the maximum amount of power the thermal solution in a computer system is required to dissipate. ... Socket 754 is a CPU socket originally developed by AMD to succeed its powerful Athlon XP platform (Socket 462, also referred to as Socket A). ...

"Richmond" (90 nm)

Model Number Frequency L2-Cache HT Multiplier1 Voltage TDP Socket Release date Order Part Number
Turion 64 MK-36 2000 MHz 512 KiB 800 MHz 10x 1.15 V 31 W Socket S1 September 1, 2006 TMDMK36HAX4CM
Turion 64 MK-38 2200 MHz 512 KiB 800 MHz 11x 1.15 V 31 W Socket S1 Q1 2007 TMDMK38HAX4CM

NM may stand for: National Master, a chess title Nautical mile, a unit of length used for maritime and aviation purposes Neal Morse, an American multi-instrumentalist Network marketing, a business model that combines direct marketing with franchising Neurofiber mitosis, a nerve disease, sometimes confused with neurofibromatosis New Mexico, in... MMX is a SIMD instruction set designed by Intel, introduced in 1997 in their Pentium MMX microprocessors. ... SSE (Streaming SIMD Extensions, originally called ISSE, Internet Streaming SIMD Extensions) is a SIMD (Single Instruction, Multiple Data) instruction set designed by Intel and introduced in 1999 in their Pentium III series processors as a reply to AMDs 3DNow! (which had debuted a year earlier). ... SSE2, Streaming Single Instruction, Multiple Data Extensions 2, is one of the IA-32 SIMD instruction sets, first introduced by Intel with the initial version of the Pentium 4 in 2001. ... SSE3, also known by its Intel code name Prescott New Instructions (PNI), is the third iteration of the SSE instruction set for the IA-32 architecture. ... The first 3DNow! CPU 3DNow! is the name of a multimedia extension created by AMD for its processors, starting with the K6-2 in 1998. ... The NX bit, which stands for No eXecute, is a technology used in CPUs to segregate areas of memory for use by either storage of processor instructions (aka code) or for storage of data, a feature normally only found in Harvard architecture processors. ... AMD64 Logo AMD64 (also x86-64 or x64) is a 64-bit microprocessor architecture and corresponding instruction set designed by Advanced Micro Devices. ... The AMD64 or x86-64 is a 64-bit processor architecture invented by AMD. It is a superset of the x86 architecture, which it natively supports. ... PowerNow! is a feature of AMDs K6-2+, K6-III+, mobile Athlon, and Turion 64 processors used in laptops. ... x86 virtualization is the method by which the x86 processor architecture is virtualized. ... Diagram of a CPU memory cache A CPU cache is a cache used by the central processing unit of a computer to reduce the average time to access memory. ... HyperTransport logo HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a bidirectional serial/parallel high-bandwidth, low-latency point to point link that was introduced on April 2, 2001. ... The Thermal Design Power (TDP) represents the maximum amount of power the thermal solution in a computer system is required to dissipate. ... Socket S1 is the new type of CPU socket predicted to be used by AMD for their new Turion and Athlon 64 Mobile processors. ... Socket S1 is the new type of CPU socket predicted to be used by AMD for their new Turion and Athlon 64 Mobile processors. ...

Dual-Core Mobile processors

Turion 64 X2

"Taylor" (90 nm)

Model Number Frequency L2-Cache HT Multiplier1 Voltage TDP Socket Release date Order Part Number
Turion 64 X2 TL-50 1600 MHz 2 × 256 KiB 800 MHz 8x 1.10 V 31 W Socket S1 May 17, 2006 TMDTL50HAX4CT

NM may stand for: National Master, a chess title Nautical mile, a unit of length used for maritime and aviation purposes Neal Morse, an American multi-instrumentalist Network marketing, a business model that combines direct marketing with franchising Neurofiber mitosis, a nerve disease, sometimes confused with neurofibromatosis New Mexico, in... MMX is a SIMD instruction set designed by Intel, introduced in 1997 in their Pentium MMX microprocessors. ... SSE (Streaming SIMD Extensions, originally called ISSE, Internet Streaming SIMD Extensions) is a SIMD (Single Instruction, Multiple Data) instruction set designed by Intel and introduced in 1999 in their Pentium III series processors as a reply to AMDs 3DNow! (which had debuted a year earlier). ... SSE2, Streaming Single Instruction, Multiple Data Extensions 2, is one of the IA-32 SIMD instruction sets, first introduced by Intel with the initial version of the Pentium 4 in 2001. ... SSE3, also known by its Intel code name Prescott New Instructions (PNI), is the third iteration of the SSE instruction set for the IA-32 architecture. ... The first 3DNow! CPU 3DNow! is the name of a multimedia extension created by AMD for its processors, starting with the K6-2 in 1998. ... The NX bit, which stands for No eXecute, is a technology used in CPUs to segregate areas of memory for use by either storage of processor instructions (aka code) or for storage of data, a feature normally only found in Harvard architecture processors. ... AMD64 Logo AMD64 (also x86-64 or x64) is a 64-bit microprocessor architecture and corresponding instruction set designed by Advanced Micro Devices. ... The AMD64 or x86-64 is a 64-bit processor architecture invented by AMD. It is a superset of the x86 architecture, which it natively supports. ... PowerNow! is a feature of AMDs K6-2+, K6-III+, mobile Athlon, and Turion 64 processors used in laptops. ... x86 virtualization is the method by which the x86 processor architecture is virtualized. ... Diagram of a CPU memory cache A CPU cache is a cache used by the central processing unit of a computer to reduce the average time to access memory. ... HyperTransport logo HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a bidirectional serial/parallel high-bandwidth, low-latency point to point link that was introduced on April 2, 2001. ... The Thermal Design Power (TDP) represents the maximum amount of power the thermal solution in a computer system is required to dissipate. ... Socket S1 is the new type of CPU socket predicted to be used by AMD for their new Turion and Athlon 64 Mobile processors. ...

"Trinidad" (90 nm)

Model Number Frequency L2-Cache HT Multiplier1 Voltage TDP Socket Release date Order Part Number
Turion 64 X2 TL-52 1600 MHz 2 × 512 KiB 800 MHz 8x 1.10 V 31 W Socket S1 17 May 2006 TMDTL52HAX5CT
Turion 64 X2 TL-56 1800 MHz 2 × 512 KiB 800 MHz 9x 1.10 V 33 W Socket S1 17 May 2006 TMDTL56HAX5CT
Turion 64 X2 TL-60 2000 MHz 2 × 512 KiB 800 MHz 10x 1.10 V 35 W Socket S1 17 May 2006 TMDTL60HAX5CT
Turion 64 X2 TL-64 2200 MHz 2 × 512 KiB 800 MHz 11x 1.10 V 35 W Socket S1 30 Jan 2007 TMDTL64HAX5CT

NM may stand for: National Master, a chess title Nautical mile, a unit of length used for maritime and aviation purposes Neal Morse, an American multi-instrumentalist Network marketing, a business model that combines direct marketing with franchising Neurofiber mitosis, a nerve disease, sometimes confused with neurofibromatosis New Mexico, in... MMX is a SIMD instruction set designed by Intel, introduced in 1997 in their Pentium MMX microprocessors. ... SSE (Streaming SIMD Extensions, originally called ISSE, Internet Streaming SIMD Extensions) is a SIMD (Single Instruction, Multiple Data) instruction set designed by Intel and introduced in 1999 in their Pentium III series processors as a reply to AMDs 3DNow! (which had debuted a year earlier). ... SSE2, Streaming Single Instruction, Multiple Data Extensions 2, is one of the IA-32 SIMD instruction sets, first introduced by Intel with the initial version of the Pentium 4 in 2001. ... SSE3, also known by its Intel code name Prescott New Instructions (PNI), is the third iteration of the SSE instruction set for the IA-32 architecture. ... The first 3DNow! CPU 3DNow! is the name of a multimedia extension created by AMD for its processors, starting with the K6-2 in 1998. ... The NX bit, which stands for No eXecute, is a technology used in CPUs to segregate areas of memory for use by either storage of processor instructions (aka code) or for storage of data, a feature normally only found in Harvard architecture processors. ... AMD64 Logo AMD64 (also x86-64 or x64) is a 64-bit microprocessor architecture and corresponding instruction set designed by Advanced Micro Devices. ... The AMD64 or x86-64 is a 64-bit processor architecture invented by AMD. It is a superset of the x86 architecture, which it natively supports. ... PowerNow! is a feature of AMDs K6-2+, K6-III+, mobile Athlon, and Turion 64 processors used in laptops. ... x86 virtualization is the method by which the x86 processor architecture is virtualized. ... Diagram of a CPU memory cache A CPU cache is a cache used by the central processing unit of a computer to reduce the average time to access memory. ... HyperTransport logo HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a bidirectional serial/parallel high-bandwidth, low-latency point to point link that was introduced on April 2, 2001. ... The Thermal Design Power (TDP) represents the maximum amount of power the thermal solution in a computer system is required to dissipate. ... is the 137th day of the year (138th in leap years) in the Gregorian calendar. ... Year 2006 (MMVI) was a common year starting on Sunday (link displays full 2006 calendar) of the Gregorian calendar. ... is the 137th day of the year (138th in leap years) in the Gregorian calendar. ... Year 2006 (MMVI) was a common year starting on Sunday (link displays full 2006 calendar) of the Gregorian calendar. ... is the 137th day of the year (138th in leap years) in the Gregorian calendar. ... Year 2006 (MMVI) was a common year starting on Sunday (link displays full 2006 calendar) of the Gregorian calendar. ... January 30 is the 30th day of the year in the Gregorian Calendar. ... Year 2007 (MMVII) is the current year, a common year starting on Monday of the Gregorian calendar and the AD/CE era. ...

"Tyler" (65 nm)

Model Number Frequency L2-Cache HT Multiplier1 Voltage TDP Socket Release date Order Part Number
Turion 64 X2 TK-53 1700 MHz 2 × 256 KiB 800 MHz 8.5x 1.075/1.10/1.125 V 31 W Socket S1 ??? 2007 AMDTK53HAX4DC
Turion 64 X2 TL-58 1900 MHz 2 × 512 KiB 800 MHz 9.5x 1.075/1.10/1.125 V 31 W Socket S1 ??? 2007 TMDTL58HAX5DC
Turion 64 X2 TL-66 2300 MHz 2 × 512 KiB 800 MHz 11.5x 1.075/1.10/1.125 V 31 W Socket S1 ??? 2007 TMDTL66HAX5DC

View Details http://www.amdcompare.com/us-en/notebook/ NM may stand for: National Master, a chess title Nautical mile, a unit of length used for maritime and aviation purposes Neal Morse, an American multi-instrumentalist Network marketing, a business model that combines direct marketing with franchising Neurofiber mitosis, a nerve disease, sometimes confused with neurofibromatosis New Mexico, in... MMX is a SIMD instruction set designed by Intel, introduced in 1997 in their Pentium MMX microprocessors. ... SSE (Streaming SIMD Extensions, originally called ISSE, Internet Streaming SIMD Extensions) is a SIMD (Single Instruction, Multiple Data) instruction set designed by Intel and introduced in 1999 in their Pentium III series processors as a reply to AMDs 3DNow! (which had debuted a year earlier). ... SSE2, Streaming Single Instruction, Multiple Data Extensions 2, is one of the IA-32 SIMD instruction sets, first introduced by Intel with the initial version of the Pentium 4 in 2001. ... SSE3, also known by its Intel code name Prescott New Instructions (PNI), is the third iteration of the SSE instruction set for the IA-32 architecture. ... The first 3DNow! CPU 3DNow! is the name of a multimedia extension created by AMD for its processors, starting with the K6-2 in 1998. ... The NX bit, which stands for No eXecute, is a technology used in CPUs to segregate areas of memory for use by either storage of processor instructions (aka code) or for storage of data, a feature normally only found in Harvard architecture processors. ... AMD64 Logo AMD64 (also x86-64 or x64) is a 64-bit microprocessor architecture and corresponding instruction set designed by Advanced Micro Devices. ... The AMD64 or x86-64 is a 64-bit processor architecture invented by AMD. It is a superset of the x86 architecture, which it natively supports. ... PowerNow! is a feature of AMDs K6-2+, K6-III+, mobile Athlon, and Turion 64 processors used in laptops. ... x86 virtualization is the method by which the x86 processor architecture is virtualized. ... Diagram of a CPU memory cache A CPU cache is a cache used by the central processing unit of a computer to reduce the average time to access memory. ... HyperTransport logo HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a bidirectional serial/parallel high-bandwidth, low-latency point to point link that was introduced on April 2, 2001. ... The Thermal Design Power (TDP) represents the maximum amount of power the thermal solution in a computer system is required to dissipate. ... Socket S1 is the new type of CPU socket predicted to be used by AMD for their new Turion and Athlon 64 Mobile processors. ... Miss Canada ... Year 2007 (MMVII) is the current year, a common year starting on Monday of the Gregorian calendar and the AD/CE era. ... Miss Canada ... Year 2007 (MMVII) is the current year, a common year starting on Monday of the Gregorian calendar and the AD/CE era. ... Miss Canada ... Year 2007 (MMVII) is the current year, a common year starting on Monday of the Gregorian calendar and the AD/CE era. ...


Notes

Note 1: For traditional processors, the multiplier is the value multiplied by the speed of the FSB to get the clock speed of the processor. Turion processors have a memory controller integrated on the CPU die, replacing the traditional concept of FSB. The multiplier here applies to the 200 MHz system clock frequency, not the HyperTransport speed. In computers, the front side bus (FSB) or system bus is the physical bi-directional data bus that carries all electronic signal information between the central processing unit (CPU) and the northbridge. ... HyperTransport logo HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a bidirectional serial/parallel high-bandwidth, low-latency point to point link that was introduced on April 2, 2001. ...


External links


  Results from FactBites:
 
AMD : Encyclopedia Entry (4762 words)
AMD K8L is a major revision of the AMD64 microarchitecture and hardware platform, and is due mid 2007.
AMD uses a "FAB x" naming convention for their production facilities, where "x" is the number of years that have passed between the founding of AMD and the date the FAB opened.
AMD claims that the technologies that combine to make APM are unique to the industry and make it the foremost semiconductor manufacturer in the world - a fact which is lent some credence by their current agreement with Chartered Semiconductor Manufacturing based in Singapore.
  More results at FactBites »

 
 

COMMENTARY     


Share your thoughts, questions and commentary here
Your name
Your comments

Want to know more?
Search encyclopedia, statistics and forums:

 


Press Releases |  Feeds | Contact
The Wikipedia article included on this page is licensed under the GFDL.
Images may be subject to relevant owners' copyright.
All other elements are (c) copyright NationMaster.com 2003-5. All Rights Reserved.
Usage implies agreement with terms, 1022, m