FACTOID # 5: Minnesota and Connecticut are both in the top 5 in saving money and total tax burden per capita.
 Home   Encyclopedia   Statistics   States A-Z   Flags   Maps   FAQ   About 


FACTS & STATISTICS    Advanced view

Search encyclopedia, statistics and forums:



(* = Graphable)



Encyclopedia > Double fault

A double fault exception occurs if the processor cannot save the state before calling an exception handler. Intel 80486DX2 microprocessor in a ceramic PGA package A central processing unit (CPU), or sometimes simply processor, is the component in a digital computer that interprets instructions and processes data contained in software. ...

On Intel 80386 machines, the state is saved on the stack, so a double fault occurs if the processor runs out of stack, either because of memory segment underflow or of a supervisor page fault. In this case it will typically perform a TSS switch to a predefined TSS, using a different area of memory to save state. Whether the resulting state is recoverable depends mostly on the operating system. Note that the TSS switch can fail for various reasons, notably corrupted memory content. An Intel 80386 Microprocessor The 386DX architecture. ... On the Intel x86 architecture, a memory segment is the portion of memory which may be addressed by a single index register without changing a 16-bit segment selector. ... In computer storage technology, a page fault is an interrupt (or exception) to the sofware raised by the hardware, when a program accesses a page that is not mapped in physical memory. ...

Other processors like PowerPC or SPARC generally save the state to predefined and reserved machine registers. A double fault will then be a situation where another exception happens while the processor is still using the content of these registers to process the exception. SPARC processors have 4 levels of such registers. PowerPC is a RISC microprocessor architecture created by the 1991 Apple-IBM-Motorola alliance, known as AIM. Originally intended for personal computers, PowerPC CPUs have since become popular embedded and high-performance processors as well. ... Sun UltraSPARC II Microprocessor Sun UltraSPARC T1 (Niagara 8 Core) SPARC (Scalable Processor ARChitecture) is a pure big-endian RISC microprocessor architecture originally designed in 1985 by Sun Microsystems. ...


A double fault in tennis is losing a point because of missing both the first and second serves. Tennis balls This article is about the sport, tennis. ... Pete Sampras is considered to have one of the best serves of all time. ...

See also

  Results from FactBites:
Triple fault - Wikipedia, the free encyclopedia (180 words)
A triple fault is a special kind of exception generated by the CPU when an exception occurs while the CPU is trying to invoke the double fault exception handler, which itself handles exceptions occurring while trying to invoke a regular exception handler.
Intel x86 processors beginning with the 80286 will cause a SHUTDOWN cycle to occur when a triple fault is hit, which typically leads to the motherboard hardware initiating a reset of the CPU and in turn the whole computer.
A triple fault can occur when an Operating System attempts to enable Paging without first enabling interrupts but does not map the currently executing code into virtual memory or maps it incorrectly.
Tennis-e Walkthrough/FAQ - IGN FAQs (1792 words)
Double Fault - If you fault on your first serve and fault again on the second, it is called a Double Fault.
Double's Alley - The double's alley is the small and long box or rectangle that spans both sides of the tennis court.
Fault - The fault is when you miss your first serve by sending it out of the correct square opposite your position.
  More results at FactBites »



Share your thoughts, questions and commentary here
Your name
Your comments

Want to know more?
Search encyclopedia, statistics and forums:


Press Releases |  Feeds | Contact
The Wikipedia article included on this page is licensed under the GFDL.
Images may be subject to relevant owners' copyright.
All other elements are (c) copyright NationMaster.com 2003-5. All Rights Reserved.
Usage implies agreement with terms, 1022, m